Implementing DSP designs in FPGA

Learn the FPGA design flow for implementing DSP designs. Use DSP Builder to work with Mathworks’ Matlab & Simulink tools. Analyze, design, implement & verify DSP systems. Increase simulation speed by co-simulating a design using ”hardware in the loop”. Parameterize & verify algorithm from the system level.

At Course Completion

You will be able to:

• Implement DSP algorithms using Altera® DSP Builder
• Parameterize DSP Builder blocks using MATLAB
• Perform RTL simulation using ModelSim-Altera
• Increase simulation speed via hardware-in-the-loop
• Perform system-level simulation using MATLAB script
• Understand the Avalon Streaming Interface

Skills Required

Background in digital logic design
Familiarity with DSP fundamentals and design
Familiarity with Altera® FPGA architecture is helpful, but not necessary
Familiarity with Mathworks Matlab and Simulink are helpful, but not necessary

Vendor Dependence

Medium

What's Included

This is what you get, when you take this course:

• One full day of expert training (in English or local language if possible)
• Lab exercises (bring a USB stick to take the results home)
• Binder with all training material in English
• Coffee/the/water + fruit, pastries and a full lunch
• Opportunity to network with industry colleagues

Registration and more information

If you want to sign up please contact Axcon: Tel. +45 4822 9266 or email This e-mail address is being protected from spambots. You need JavaScript enabled to view it This e-mail address is being protected from spambots. You need JavaScript enabled to view it

Back to training schedule